Unit name | Analogue Integrated Circuit Design |
---|---|
Unit code | EENGM6030 |
Credit points | 10 |
Level of study | M/7 |
Teaching block(s) |
Teaching Block 1 (weeks 1 - 12) |
Unit director | Dr. Warr |
Open unit status | Not open |
Pre-requisites |
None |
Co-requisites |
EENGM6011 |
School/department | School of Electrical, Electronic and Mechanical Engineering |
Faculty | Faculty of Engineering |
This unit aims to equip the students with appropriate knowledge for contemporary schematic entry-driven SPICE-verified analogue integrated circuit design. The unit focuses on the use of an industry-standard toolset for IC design affording the students relevant skills for practice. Teaching is carried out in a PC laboratory with continuous practical elements and learning exercises.
The EDA package used is currently Cadence Virtuoso. The principle and application is equally applicable to all contemporary platforms offering an analogue IC design flow. The underlying algorithms of simulation and the measurement techniques are generic.
The material starts with the design flow from concept to product and then addresses in detail schematic entry, design for manufacture, circuit simulation and Process/Voltage/Temperature variation.
Students taking this unit are expected to hold an electrical/electronics-based first degree.
On successful completion of the module, students will be able to:
Lectures and laboratory sessions
Design Practical 1 of 2: An analogue system design to component level to satisfy a design specification and a set of justified student-generated operational parameters. Estimated effort 12-18 hours (50%) (ILOs 4-9.
Design Practical 2of2: An analogue circuit design to satisfy a
design specification. Estimated effort 16-20 hours ILOs 4-9.