A high-level model of embedded flash energy consumption



James Pallister, PhD Student

Kerstin Eder, Primary PhD Supervisor Simon Hollis, PhD Supervisor Jeremy Bennett, Embecosm

To appear in CASES, ESWEEK 2014

Outline

Embedded flash memory

Effect on energy

Modelling

Modelling instruction streams

Optimisation

Outline



What is embedded flash memory?

Not what we typically think of

- Similar to flash drives/SSDs

Flash memory that is on the same die as the processor





 Small, cache-less, SoCs



- Small, cache-less, SoCs
- Simple processors



- Small, cache-less, SoCs
- Simple processors
- Typically flash and RAM



- Small, cache-less, SoCs
- Simple processors
- Typically flash and RAM
 - Single cycle access to both



- Small, cache-less, SoCs
- Simple processors
- Typically flash and RAM
 - Single cycle access to both

Code executed directly
 out of flash



- Small, cache-less, SoCs
- Simple processors
- Typically flash and RAM
 - Single cycle access to both

- Code executed directly out of flash
- Low energy requirements



- Small, cache-less, SoCs
- Simple processors
- Typically flash and RAM
 - Single cycle access to both

- Code executed directly
 out of flash
- Low energy requirements
- Position of code in flash affects the energy?















Connect the flash cell to the bit-line with the select gates



The precharged bit-lines are pulled up or down, depending on the charge in the flash cell



Sense amplifiers Detect the change and buffer the output onto the data bus

- Pages, blocks, word-lines, bit-lines
- Changing each of these has an energy cost









Straddling two blocks.



Straddling two blocks.

Each iteration must repeatedly power up one, then the other



Straddling two blocks.

Each iteration must repeatedly power up one, then the other

Higher energy cost when an instruction jumps from one 'region' to another.



Straddling two blocks.

Each iteration must repeatedly power up one, then the other

Higher energy cost when an instruction jumps from one 'region' to another.

Loop offset, o, (bytes)

Loop offset, o, (bytes)

Bottom line (blue) \rightarrow 8-byte loop



Loop offset, o, (bytes)

Loop offset, o, (bytes)

Bottom line (blue) \rightarrow 8-byte loop



Loop offset, o, (bytes)

Bottom line (blue) \rightarrow 8-byte loop



Bottom line (blue) → 8-byte loop

Each consecutive memory access has an address dependent energy consumption.

E.g. $0 \rightarrow 2$



Each consecutive memory access has an address dependent energy consumption.

E.g. $0 \rightarrow 2$



Each consecutive memory access has an address dependent energy consumption.

E.g. $0 \rightarrow 2$











Each consecutive memory access has an address dependent energy consumption.

E.g. $2 \rightarrow 4$

Each consecutive memory access has an address dependent energy consumption.

E.g. $2 \rightarrow 4$

Each consecutive memory access has an address dependent energy consumption.

E.g. $2 \rightarrow 4$

If a 2^k -byte region is changed, all smaller regions $(2^{k-1}, ...)$ will also have changed

$2 \to 4 = E_0 + E_1 + E_2$

Each instruction is 2 byte Each memory access is two bytes

0 → 2 2 → ?

$$\begin{array}{c} 0 \rightarrow 2 \\ 2 \rightarrow ? \\ ? \rightarrow 4 \\ 4 \rightarrow 6 \\ 6 \rightarrow 8 \\ 8 \rightarrow 0 \end{array}$$

$4E_0 + 4E_1 + 2E_2 + 2E_3 + ?$

Approximating

Ignore the data accesses

- Mostly to RAM
- Infrequently to flash (if so, usually one time loads)

Almost allows us to statically analyse code for flash energy consumption

Conditional branches still unknown

 $\begin{array}{ccc} 0 \rightarrow 2 \\ 2 \rightarrow 4 \\ 4 \rightarrow 6 \\ 6 \rightarrow 8 \\ 8 \rightarrow 0 \end{array}$

 $5E_0 + 5E_1 + 3E_2 + 2E_3$

Parameters

SaC	Model parameters (pJ)						
50C	E_2 (A)	E_3	E_4 (B)	E_5	E_6	E_7 (C)	E_8 (C)
STM32F0	300	27	6	0	9	100	6
STM32F1	500	0	6	34	4	10	190
ATMEGA328P	0	22	36	27	9	107	24
PIC32MX250F128B	225	0	10	18	8	13	113
MSP430F5529	408	0	34	26	15	13	13

Cross validation

STM32F0

A potential optimisation

For code which is executed frequently, ensure it crosses as few costly boundaries as possible.

Use the model to make these decisions.

A potential optimisation

For code which is executed frequently, ensure it crosses as few costly boundaries as possible.

Use the model to make these decisions.

A potential optimisation

For code which is executed frequently, ensure it crosses as few costly boundaries as possible.

Use the model to make these decisions.

Conclusion

- 5-15% energy reduction
- Flexible model
- Validated on 5 SoCs
- Average error: 11%

Compiler optimisation to be implemented

- Analysis indicates 30-40% of all loops can be better aligned
- 4% increase in executable size

Thanks!

james.pallister@bristol.ac.uk http://mageec.org

Preprint: http://arxiv.org/abs/1404.1602

Final version to appear in CASES, ESWEEK 2014.

